Beschreibung
Since register transfer level (RTL) design is less about being a bright engineer, and more about knowing the downstream implications of your work, this book explains the impact of design decisions taken that may give rise later in the product lifecycle to issues related to testability, data synchronization across clock domains, synthesizability, power consumption, routability, etc., all which are a function of the way the RTL was originally written. Readers will benefit from a highly practical approach to the fundamentals of these topics, and will be given clear guidance regarding necessary safeguards to observe during RTL design.
Autorenportrait
InhaltsangabeIntroduction to RTL Designs; Ensuring RTL Intent; Static Timing Analysis (STA); Clock Domain Crossing (CDC); Power; Design for Test; Timing Exceptions; Congestion; Conclusions.
Informationen gemäß Produktsicherheitsverordnung
Hersteller:
Springer Verlag GmbH
juergen.hartmann@springer.com
Tiergartenstr. 17
DE 69121 Heidelberg
